



ASIC Design Flow

FIG. 1

PRIOR ART